2011 IEEE International 3D Systems Integration Conference

(3DIC 2011)

Osaka, Japan
31 January – 2 February 2012

(Postponed from October 2011)

IEEE Catalog Number: CFP11DIC-PRT
ISBN: 978-1-4673-2189-1

TABLE OF CONTENTS

TECHNICAL SESSION 1: WAFER AND CHIP BONDING

Low Temperature Bonding For 3D Interconnects 1
T. Suga, R. Kondoh

Ultrathin Wafer Handling In 3D Stacked IC Manufacturing Combining A Novel Zonebond™ Temporary Bonding Process With Room Temperature Peel Debonding 5
A. Phommahaxay, A. Jourdain, G. Verbinnen, T. Woitke, P. Bisson, M. Gabriel, W. Spiess, A. Guerrero, J. McCutcheon, R. Puligadda, P. Bex, A. Eede, B. Swinnen, G. Beyer, A. Miller, E. Beyne

3D Stacking Using Cu-Cu Direct Bonding 9
Y. Hu, C. Liu, M. Lii, K. Rebibis, A. Jourdain, A. Manna, G. Beyer, E. Beyne, C. Yu

TECHNICAL SESSION 2: TSV TECHNOLOGY

TSV Process Solution For 3D-IC 13
S. Toyoda, A. Shibata, M. Harada, T. Murayama, T. Sakuishi, M. Hatanaka, Y. Morikawa, K. Suu

Study On High Performance And Productivity Of TSV's With New Filling Method And Alloy For Advanced 3D-SiP 18
R. Sato, A. Tsukada, Y. Sato, Y. Iwata, H. Murata, S. Sekine, R. Kimura, K. Kishi

TSV Optimization For BEOL Interconnection In Logic Process 22
S. Kang, S. Cho, K. Yun, S. Ji, K. Bae, W. Lee, E. Kim, J. Kim, J. Cho, H. Mun, Y. Park

Comparative Study Of Side-Wall Roughness Effects On Leakage Currents In Through-Silicon Via Interconnects 26
T. Nakamura, H. Kitada, Y. Mizushima, N. Maeda, K. Fujimoto, T. Ohba

TECHNICAL SESSION 3: 3D INTEGRATION TECHNOLOGY

Wafer-Level 3D Integration With Cu TSV And Micro-Bump/Adhesive Hybrid Bonding Technologies 30
C. Ko, Z. Hsiao, Y. Chang, P. Chen, J. Huang, H. Fu, Y. Huang, C. Chiang, W. Tsai, Y. Chen, W. Lo, K. Chen

Novel Detachable Bonding Process With Wettability Control Of Bonding Surface For Versatile Chip-Level 3D Integration 34
Y. Ohara, L. Kangwook, T. Fukushima, T. Tanaka, M. Koyanagi

3D Stacking Using Ultra Thin Dies 38
A. Manna, D. Velenis, T. Buisson, M. Detalle, K. Rebibis, W. Zhang, E. Beyne

Chip-Level TSV Integration For Rapid Prototyping Of 3D System LSIs 43
K. Hozawa, F. Furuta, Y. Hanaoka, M. Aoki, K. Takeda, K. Sakuma, K. Lee, T. Fukushima, M. Koyanagi

Impact Of Containment And Deposition Method On Sub-Micron Chip-To-Wafer Self-Assembly Yield 47
S. Mermoz, L. Sanchez, L. Cioccio, J. Berthier, E. Deloffre, C. Fretigny

Temporary Bonding Strength Control For Self-Assembly-Based 3D Integration 52
T. Fukushima, Y. Ohara, J. Bea, M. Murugesan, K. Lee, T. Tanaka, M. Koyanagi

TECHNICAL SESSION 4: 3D MEMS AND OPTOELECTRONIC DEVICE

A 3D Heterogeneous Integration Method Using LTCC Wafer For RF Applications 56
X. Mi, O. Toyoda, S. Ueda, F. Nakazawa

3D Integration Of MEMS And CMOS Via Cu-Cu Bonding With Simultaneous Formation Of Electrical, Mechanical And Hermetic Bonds 61
R. Nadipalli, J. Fan, K. Li, K. Wee, H. Yu, C. Tan

Fabrication Tolerance Evaluation Of High Efficient Unidirectional Optical Coupler For Though Silicon Photonic Via In Optoelectronic 3D-LSI 66
A. Noriki, K. Lee, J. Bea, T. Fukushima, T. Tanaka, M. Koyanagi

TECHNICAL SESSION 5: 3D APPLICATIONS

A Very Low Area ADC For 3-D Stacked CMOS Image Processing System 70
K. Kiyoyama, K. Lee, T. Fukushima, H. Naganuma, H. Kobayashi, T. Tanaka, M. Koyanagi
Stacked SOI Pixel Detector Using Versatile Fine Pitch µ-Bump Technology 74
M. Motoyoshi, J. Takanohashi, T. Fukushima, Y. Arai, M. Koyanagi

TECHNICAL SESSION 6: 3D DESIGN

Coordinating 3D Designs: Interface IP, Standards Or Free Form? 78
P. Franzon, W. Davis, Z. Zhou, S. Priyadarshi, M. Hogan, T. Karnik, G. Srinivas
Pathfinder 3D: A Flow For System-Level Design Space Exploration 81
S. Priyadarshi, J. Hu, W. Choi, S. Melamed, X. Chen, W. Davis, P. Franzon
3D Integration Demonstration Of A Wireless Product With Design Partitioning 89
G. Druais, P. Ancey, C. Aumont, V. Caubet, L. Chapelon, C. Chaton, S. Cheramy, S. Cordova, E. Cirot, J. Colonna, P. Coudrain, T. Divel, Y. Dodo, A. Farcy, N. Guitard, K. Haxaire, N. Hotellier, F. Leverd, R. Liou, J. Michailos, A. Ostrovsky, S. Petitdidier, J. Pruvost, D. Riquet, O. Robin, E. Saugier, N. Sillon

TECHNICAL SESSION 7: 3D IC CIRCUITS TECHNOLOGY

6 Tbps/W, 1 Tbps/Mm^2, 3D Interconnect Using Adaptive Timing Control And Low Capacitance TSV 94
F. Furuta, K. Osada
In-Tier Diagnosis Of Power Domains In 3D TSV ICs 98
Y. Araga, M. Nagata, G. Plas, J. Kim, N. Minas, P. Travaly, M. Libois, A. Manna, W. Zhang, E. Beyne
ESD Protection Networks For 3D Integrated Circuits 104
E. Rosenbaum, V. Shukla, M. Keel
A Miniaturized Heterogeneous Wireless Sensor Node In 3DIC 111
X. Liu, L. Wang, M. Jayakrishnan, J. Lan, H. Li, C. Choong, M. Raja, Y. Guo, W. Goh, J. He, S. Gao, M. Je

TECHNICAL SESSION 8: 3D TEST METHODOLOGY

Global Builtin Selfrepair For 3D Memories With Redundancy Sharing And Parallel Testing 115
X. Wang, D. Vasudevan, H. Lee
Supply Current Testing Of Open Defects At Interconnects In 3D Ics With IEEE 1149.1 Architecture 123
T. Konishi, H. Yotsuyanagi, M. Hashizume

TECHNICAL SESSION 9: RELIABILITY AND METROLOGY

High Density Cu-Tsvs And Reliability Issues 129
M. Mariappan, H. Kobayashi, T. Fukushima, T. Tanaka, M. Koyanagi
W/Cu TSVs for 3D-LSI With Minimum Thermo-Mechanical Stress 133
M. Murugesan, H. Hashiguchi, H. Kobayashi, T. Fukushima, T. Tanaka, M. Koyanagi
Characterization Of Local Strain Around Trough Silicon Via Interconnects In Wafer-On-Wafer Structures 137
O. Nakatsuka, H. Kitada, Y. Kim, Y. Mizushima, T. Nakamura, T. Ohba, S. Zaima
Analysis Of Microbump Induced Stress Effects In 3D Stacked IC Technologies 141
A. Ivankovic, G. Plas, V. Moroz, M. Choi, V. Cherman, A. Mercha, P. Marchal, M. Gonzalez, G. Eneman, W. Zhang, T. Buisson, M. Detalle, A. Manna, D. Verkest, G. Beyer, E. Beyne, B. Vandevelde, I. Wolf, D. Vandepitte
Damage Evaluation Of Wet-Chemical Silicon-Wafer Thinning Process 146
N. Watanabe, T. Miyazaki, M. Aoyagi, K. Yoshikawa
Cu-Based Bonding Technology for 3D Integration Applications 150
K. Chen, Z. Xu, F. Liu, C. Ko, C. Cheng, W. Huang, H. Lin, C. Cabral, Z. Hsiao, N. Klymko, H. Fu, Y. Chen, J. Lu, W. Lo
High Reliable And Fine Size Of 5-µm Diameter Backside Cu Through-Silicon Via(TSV) For High Reliability And High-End 3-D LSIs 154
K. Lee, J. Bea, T. Fukushima, Y. Ohara, T. Tanaka, M. Koyanagi
200^o C Direct Bonding Copper Interconnects : Electrical Results And Reliability 158
L. Cioccio, R. Taibi, C. Chappaz, S. Moreau, L. Chapelon, T. Signamarcheix

INVITED TALK 1

Electrical, Thermal And Mechanical Impact Of 3D TSV And 3D Stacking Technology On Advanced CMOS Devices - Technology Directions 162
E. Beyne

INVITED TALK 2

Monolithic 3D-ICs With Single Crystal Silicon Layers 167
D. Sekar, Z. Or-Bach

KEYNOTE SPEECH 3

Recent Advances And New Trends In Nanotechnology And 3D Integration For Semiconductor Industry 169
J. Lau

KEYNOTE SPEECH 4

Evolutional Directions Of Smart Automotive Systems And Semiconductors 192
H. Ishihara

POSTER SESSION 1: WAFER AND CHIP BONDING

Selection Of Underfill Material In Cu Hybrid Bonding And Its Effect On The Transistor Keep-Out-Zone 193
D. Lim, K. Leong, C. Tan
Void Reduction In Wafer Bonding By Simultaneously Formed Ventilation Channels 197
M. Aoki, K. Hozawa, K. Takeda
High Temperature Bonding Solutions Enabling Thin Wafer Process And Handling On 3D-IC Manufacturing 202
T. Itabashi, M. Kotani, M. Zussman, K. Zoschke, T. Fischer, M. Topper, H. Ishida
High Frequency Signal Transmission Characteristics Of Cone Bump Interconnections 206
A. Ikeda, N. Watanabe, T. Asano
Low-Temperature Bonding Of LSI Chips To PEN Film Using Au Cone Bump For Heterogeneous Integration 211
T. Shuto, N. Watanabe, A. Ikeda, T. Asano
Scalable Direct Bond Technology And Applications Driving Adoption 215
P. Enquist
Evaluation Of Wafer Level Cu Bonding For 3D Integration 220
S. Kang, Y. Kim, E. Kim, N. Lim, T. Jeong, J. Lee, S. Kim
Low Temperature Au-Au Bonding with VUV/O_3 Treatment 222
A. Okada, M. Nimura, N. Unami, A. Shigetou, H. Noma, K. Sakuma, J. Mizuno, S. Shoji
Fabrication And Bonding Process Of Fine Pitch Cu Pillar Bump On Thin Si Chip For 3D Stacking IC 227
W. Ki, M. Kang, S. Yoo, C. Lee

TSV TECHNOLOGY

Copper Deep Via Superfilling By Selective Accelerator Deactivation 231
M. Hayase, N. Mizukoshi, M. Nagao
3D Interconnected Technology By High Speed Copper Electrodeposition Using Diallylamine Levelers 235
T. Hayashi, K. Kondo, M. Takeuchi, Y. Suzuki, T. Saito, N. Okamoto, M. Marunaka, T. Tsuchiya, M. Bunya
Low Temperature Through-Si Via Fabrication Using Electroless Deposition 239
F. Inoue, H. Philipsen, A. Radisic, S. Armini, P. Leunissen, H. Miyake, R. Arima, T. Shimizu, T. Ito, H. Seki, Y. Shinozaki, T. Yamamoto, S. Shingubara
Numerical And Experimental Study On Cu Protrusion Of Cu-Filled Through-Silicon Vias (TSV) 243
F. Che, W. Putra, A. Heryanto, A. Trigg, S. Gao, C. Gan

Plasma Etch And Dielectric Deposition Processes For TSV Reveal 249
K. Buchanan, D. Thomas, H. Griffiths, K. Crook, D. Archard, M. Carruthers, M. Tanaka
TSV Reveal Etch for 3D Integration 251
S. Olson, K. Hummler
Advanced TSV Filling Method With Sn Alloy And Its Reliability 255
Y. Ko, M. Kang, H. Kokawa, Y. Sato, S. Yoo, C. Lee
Low-Temperature Bottom-Up Integration Of Carbon Nanotubes For Vertical Interconnects In Monolithic 3D Integrated Circuits 259
S. Vollebregt, R. Ishihara, J. Cingel, K. Beenakker

3D INTEGRATION TECHNOLOGY

Vias-Last Process Technology For Thick 2.5D Si Interposers 263
E. Vick, S. Goodwin, G. Cunningham, D. Temple
Development Of Ultra-Thinning Technology For Logic And Memory Heterogeneous Stack Applications 267
N. Maeda, Y. Kim, Y. Hikosaka, T. Eshita, H. Kitada, K. Fujimoto, Y. Mizushima, K. Suzuki, T. Nakamura, A. Kawai, K. Arai, T. Ohba
Development Of High Accuracy Wafer Thinning And Pickup Technology For Thin Wafer 271
K. Kitaichi, H. Shimamoto, C. Miyazaki, Y. Abe, S. Saito, S. Yasunaga
Advances Of 3MTM Wafer Support System 276
K. Saito, R. Webb, B. Dronen
A study On The Edge Traces Technique For 3D Stack Chip 280
J. Lee, C. Yoo, J. Song, S. Lee, S. Kim

RELIABILITY AND METROLOGY

Mechanical Characterization Of Residual Stress Around TSV Through Instrumented Indentation Algorithm 284
G. Lee, S. Jeon, K. Byun, D. Kwon
Minimization Of The Local Residual Stress In 3DICs By Controlling The Structures And Mechanical Properties Of 3D Interconnections 290
K. Nakahira, F. Endo, R. Furuya, K. Suzuki, H. Miura
Mechanical And Electrical Reliability Of Copper Interconnections For 3DIC 296
N. Saito, N. Murata, K. Tamakawa, K. Suzuki, H. Miura
Combination Between The Nonlinear Finite Element Analyses And The Strain Measurement Using The Digital Image Correlation For A New 3D SIC Package 302
T. Ikeda, M. Oka, S. Kawahara, N. Miyazaki, K. Matsumoto, S. Kohara, Y. Orii, F. Yamada, M. Kada
Numerical Analysis Of Bonding Process-Induced Deformation For 3D Package 308
S. Choa, H. Lee, K. Kim
Mechanical Reliability Of Cu/Low-K Interconnects And Underfill 313
T. Yoon, I. Lee, T. Kim
Thermal Stress Analysis Of Die Stacks With Fine-Pitch IMC Interconnections For 3D Integration 317
S. Kohara, A. Horibe, K. Sueoka, K. Matsumoto, F. Yamada, Y. Orii, K. Sakuma, T. Kinoshita, T. Kawakami
Current Stressing Effect On Interfacial Reaction Characteristics Of Cu Pillar/Sn-3.5Ag Microbumps For 3D Integration 324
B. Kwak, S. Kim, Y. Park
Hot Spots Suppression By High Thermal Conductivity Film In Thin-Substrate CMOS ICs For 3D Integration 326
F. Kato, K. Kikuchi, H. Nakagawa, M. Aoyagi
In-line Metrology And Inspection For Process Control During 3D Stacking Of IC's 330
S. Halder, I. Wolf, A. Phommahaxay, A. Miller, M. Maenhoudt, G. Beyer, B. Swinnen, E. Beyne

3D MEMS AND OPTOELECTRONIC DEVICES

Effect Of Frequency In The 3D Integration Of A PZT-Actuated MEMS Switch Using A Single Crystal Silicon Asymmetric Beam 334
F. Nakazawa, T. Shimanouchi, T. Nakatani, T. Katsuki, H. Okuda, O. Toyoda, S. Ueda
Ultra-Compact Micro-Coil Realized Via Multi-Level Dense TSV Coil For Mems Application 339
H. Li, L. Xie, L. Ong, A. Baram, I Herer, A. Hirshberg, S. Chong, D. Kwong

A Low Stress Bond Pad Design Optimization Of Low Temperature Solder Interconnections On TSVs For MEMS Applications 343
X. Zhang, R. Rajoo, F. Che, C. Selvanayagam, W. Choi, S. Gao, G. Lo, D. Kwong

High-Bandwidth Data Transmission Of New Transceiver Module Through Optical Interconnection 348
Y. Ito, S. Terada, S. Arail, K. Choki, T. Fukushima, M. Koyangi

POSTER SESSION 2: 3D IC CIRCUITS TECHNOLOGY

PDN Impedance Analysis Of TSV-Decoupling Capacitor Embedded Silicon Interposer For 3D-Integrated CMOS Image Sensor System 352
K. Kikuchi, C. Ueda, F. Fujii, Y. Akiyama, N. Watanabe, Y. Kitamura, T. Gomyo, T. Ookubo, T. Koyama

PDN Impedance And SSO Noise Simulationof 3D System-In-Package With A Widebus Structure 356
Y. Oizono, Y. Nabeshima, T. Okumura, T. Sudo, A. Sakai, S. Uchiyama, H. Ikeda

Interconnect Design And Analysis For Through Silicon Interposers (TSIs) 358
J. Cubillo, R. Weerasekera, Z. Oo, E. Liu, B. Conn, S. Bhattacharya, R. Patti

Silicon Interposer Request-For-Quote IC-Package Co-Design Flow 364
T. Whipple, T. McCracken

Through Silicon Capacitive Coupling (TSCC) Interface for 3D Stacked Dies 371
K. Ikeuchi, M. Takamiya, T. Sakurai

Design Of Capacitive-Coupling-Based Simultaneously Bi-Directional Transceivers For 3DIC 376
M. Aung, E. Lim, T. Yoshikawa, T. Kim

Design Exploration Of 3D Stacked Non-Volatile Memory By Conductive Bridge Based Crossbar 380
Y. Wang, C. Zhang, R. Nadipalli, H. Yu, R. Weerasekera

Modeling And Compare Of Through-Silicon-Via (TSV) In High Frequency 386
R. Wang, G. Charles, P. Franzon

Metal Semiconductor (MES) TSVs In 3D ICs: Electrical Modeling And Design 392
A. Engin, S. Raghavan

3D APPLICATIONS

Effect of Planarity on the 3D Integration in 3-D Integrated CMOS Image Sensor 396
N. Kwon, S. Hong, Y. Cha, S. Lee, H. Lee, A. Kim, S. Kim, C. Kim, S. Pyo

A CMOS-3D Reconfigurable Architecture With In-Pixel Processing For Feature Detectors 399
M. Suarez, V. Brea, F. Pardo, R. Carmona-Galan

System Level Evaluation Of Silicon Imager Based See-Through Silicon Application 407
W. Zhou, G. Max, D. Hart

Development Of Pixel Detectors For Particle Physics Using SLID-ICV Interconnection Technology 409
H. Moser, L. Andricek, M. Beimforde, G. Liemann, A. Macchiolo, R. Nisius, R. Richter, P. Weigell

A Novel Reconfigurable Logic Device Base On 3D Stack Technology 413
Q. Zhao, Y. Iwai, M. Amagasaki, M. Iida, T. Sueyoshi

A 3D-Integration Method To Compensate Output Voltage Degradation Of Boost Converter For Compact Solid-State-Drives 417
T. Hatanaka, K. Johguchi, K. Takeuchi

Memory-Efficient Logic Layer Communication Platform For 3D-Stacked Memory-On-Processor Architectures 421
M. Daneshtalab, M. Ebrahimi, P. Liljeberg, J. Plosila, H. Tenhunen

Performance Evaluation Of 3D Stacked Multi-Core Processors With Temperature Consideration 429
T. Hanada, H. Sasaki, K. Inoue, K. Murakami,

Effects Of 3-D Stacked Vector Cache On Energy Consumption 434
R. Egawa, Y. Funaya, R. Nagaoka, Y. Endo, A. Musa, H. Takizawa, H. Kobayashi

3D Multiprocessor With 3D NoC Architecture Based On Tezzaron Technology 440
M. Jabbar, D. Houzet, O. Hammami

Design Of 3D-IC For Butterfly NOC Based 64 Pemulticore: Analysis And Design Space Exploration 445
O. Hammami, A. M'zah, K. Hamwi

3D DESIGN

3D Floorplanning Considering Vertically Aligned Rectilinear Modules Using T*-Tree 449
A. Quiring, M. Lindenberg, M. Olbrich, E. Barke

A Middle-Grain Circuit Partitioning Strategy For 3-D Integrated Floating-Point Multipliers 454
J. Tada, R. Egawa, K. Kawai, H. Kobayashi, G. Goto
Fabrication Cost Analysis for 2D, 2.5D, And 3D IC Designs 460
C. Zhang, G. Sun
TSV Reduction In Homogeneous 3D FPGAs By Logic Resource And Input Pad Replication 464
S. Maollempour, S. Razavi, M. Zamani
A Thermal-Aware Mapping Algorithm For Reducing Peak Temperature Of An Accelerator Deployed In A 3D Stack 469
F. Mehdipour, K. Nunna, L. Gauthier, K. Inoue, K. Murakami
Multi-Step Approach For Thermal Optimization Of 3D-IC And Package 473
A. Heinig, C. Sohrmann
Exploring AMBA AXI On-Chip Interconnection For TSV-Based 3D SoCs 478
X. Liao, J. Zhou, X. Liu
HIBS – Novel Inter-Layer Bus Structure For Stacked Architectures 482
M. Daneshtalab, M. Ebrahimi, J. Plosila
Adaptive Prefetching Scheme For Exploiting Massive Memory Bandwidth Of 3-D IC Technology 489
H. Lim, G. Park
Using NEM Relay To Improve 3DIC Cost Efficiency 494
T. Zhang, G. Sun

3D TEST METHODOLOGY

A Built-In Test Circuit For Open Defects At Interconnects Between Dies In 3D ICs 498
Widianto, H. Yotsuyanagi, A. Ono, M. Takagi, M. Hashizume
Pre-Bond Testing Of Die Logic And Tsvs In High Performance 3D SICs 503
B. Noia, K. Chakrabarty
3D-Scalable Adaptive Scan (3D-SAS) 508
U. Syed, K. Chakrabarty, A. Chandra, R. Kapur
Author Index